Abstract: This paper presents a wideband (0.07-3 GHz) receiver front-end realized in 65 nm CMOS technology for mobile Software-Defined Radio (SDR) applications. A more power-efficient wideband common-gate lownoise amplifier (LNA) featuring a common-source path for noise-canceling is proposed to trade-off linearity and noise figure (NF). A current commutating down conversion passive mixer with transimpedance amplifier is applied to achieve low flicker noise and high linearity with low supply voltage. Measurements show that the front-end achieves conversion gain higher than 42 dB. The measured NF ranges from 2.28 to 3.68 dB in the covered frequency range and IIP 3 varies from 9 to 12 dBm versus different frequencies. The front-end occupies an active area of 0.8 mm 2 and consumes a power of 40 mW from 1.2 V supply voltage.
Introduction
With the rapid development of wireless communication demands, the SDR platform has become a preferred approach to support multiple communication standards. The basic SDR receiver features an ultra-high speed analog-to-digital converter (ADC) for direct sampling and a software radio [1] , leaving the downconversion to be done in digital domain. However, direct sampling ADCs featured in SDR receivers require high dynamic range and high sampling rate, which lead to unacceptable large power consumption for mobile applications. The structure shown in Fig. 1 incorporating LNA and mixer provides a more compatible approach to implementing mobile SDR receiver, which achieves a better balance between performance and power consumption.
This work presents a 0.07-3 GHz front-end consisting of a wideband LNA and I/Q current commutating passive mixers in 65 nm CMOS technology. A more power-efficient wideband common-gate LNA featuring high linearity with a common-source noise-canceling path is proposed to provide low noise performance. The mixer is designed to perform high linearity dealing with interference problems.
The remainder of this paper is organized as follows. In Section 2, circuit implementation is presented. The measurement results are shown in Section 3. Finally, conclusions are drawn in Section 4.
2 Front-end circuit implementation 2.1 LNA The SDR receiver requires a LNA to provide adequate input matching and low NF over a wide bandwidth. On the other hand, high linearity is also required for the situation of receiving signals along with high interferences.
Multi-band LNA and wideband LNA are widely used in wideband receivers. A multi-band LNA design has already been demonstrated [2] , while implementing separate LNAs for each targeted frequency band brings too much power and area consumption. Although a wideband LNA might show some noise and gain limitations at the edge of the RF band, it still provides a better tradeoff between performance and power/area consumption. Therefore, the approach of employing a wideband LNA has been chosen to cover the frequency range from 70 MHz to 3 GHz.
The simplified schematic of proposed differential LNA is shown in Fig. 2 , and the following analysis is given as single end. A common-gate topology is used for better linearity but at the cost of a high NF in matching condition [3, 4, 5, 6] . To reduce noise, a common-source path is added to cancel the noise contributed by the common-gate input transistor. The noise-cancelling paths are given in Fig. 2 , and the inv is applied for single end analysis. On the other hand, the noise contribution of M n2 is decreased by boosting its g m via a positive feed forward path to the gate of the input transistor. The noise canceling implementation demands the equation as:
where g n1 , g n2 , g p1 and g p2 is the g m of M n1 , M n2 , M p1 and M p2 , V n2 is the equivalent noise voltage of M n2 . Accordingly, the single end gain of the LNA gives as:
Since the equivalent g m of input transistor is increased by the g m of PMOS, smaller load resistor can be achieved while implementing the same gain, which could improve the wideband performance driving the same load capacitor. Compared with conventional noise canceling topology, the proposed LNA consumes less current while implementing the same gain and bandwidth. The feedback capacitor C 3 offers a positive high frequency path which can mitigate the gain reduction at high frequency, while the influence at low frequency is negligible. L 1 is the external inductance, which offers M n2 a DC path to the ground.
Mixer
The down-conversion is performed by a current commutating passive mixer, which has the superior advantages of low flicker noise and high linearity with low supply voltage [7, 8] . As shown in Fig. 3 , the mixer consists of a current transconductor converting the input signal voltage to current, a double-balanced switching quad, and a bandwidth programmable TIA utilized to attenuate the out-of-band interferences and drive the following stage such as low-pass filter or delta-sigma analog-todigital converter.
The transconductance stage utilizes complementary input to improve current efficiency. Compared to traditional g m stage, tail current source is removed for more voltage headroom [9] . The double-balanced NMOS switches are driven by LO and biased such that the mixer works only in the ON overlap region to achieve higher linearity [8] . Resistor R1 and capacitor C1 are tuned by switches to adjust the responding bandwidth according to different IF applications. In order to guarantee the out-of-band IIP3, a two-stage fully differential amplifier utilizing active feed forward, current cancellation, and current reuse techniques is presented in the TIA as shown in Fig. 4 . Moreover, the switchable opamps approach is applied to trade off power consumption and the bandwidth of the TIA [10, 11] . A DC offset compensation DAC is applied to inject current at the input node of TIA to compensate for mismatch between the quadrature switches. 
Measurement results
The presented receiver front-end is fabricated included in a 3R2T transceiver in 65 nm CMOS technology. The die micrograph is shown in Fig. 5 , and the front-end takes an active area of 1 mm Ã 0:8 mm. Deep n-well is wildly used to improve the isolation between RX and TX, analog and digital. The important bias and clock lines are ground metal shielded to reduce the substrate coupling.
Measurements have been done with a whole receiver chain, including the presented front-end, followed by a 3 rd low-pass filter and a 3 rd delta-sigma ADC.
I/Q LO signals are generated by an on-chip low-noise PLL, and the differential input signals are provided by out-of-chip balun.
As shown in Fig. 6 , measured S 11 is below −10 dB, and conversion gain ranges from 42 to 44 dB in the covered frequency range. The NF has been measured through a whole receiver chain. The measurement shown in Fig. 7 demonstrates that the NF varies from 2.28 to 3.68 dB from 70 MHz to 3 GHz under the maximum gain. Fig. 8 shows the measured IIP 3 versus LO frequency of 400 MHz, 900 MHz, 2.1 GHz and 2.7 GHz. Using a two-tone test with a frequency offset of 1 MHz, the IIP 3 varies from 9.6 to 12 dBm. The performance summary and the comparison with other state-of-art designs are given in Table I . 
Conclusions
In this paper, a wideband front-end covering the frequency from 70 MHz to 3 GHz has been presented and fabricated in 65 nm CMOS technology. Measurement results show that the low noise and high linearity are achieved to accommodate mobile SDR applications requiring high sensitivity and simultaneously tolerating strong interferences. 
